Skip to main navigation Skip to search Skip to main content

The interface design and realization of EMIF and FPGA for wireless transmission of image data

  • Harbin Institute of Technology

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In order to meet the requirements of wireless image transmission system, an interface was designed for external memory interface(EMIF) of TMS320DM365 and FPGA. Firstly, their hardware connection was given, and a stable pin is used as interrupt signal. Then the EMIF device driver under embedded Linux system was described in detail. The working process in both transmission and receiving FPGA were introduced. In order to match the communication between FPGA and DM365, the FPGA was adjusted to make the connection with DM365 seamlessly. Finally, through the circle test of sending data between DM365 and FPGA, correctness and stability of the design of the interface were verified.

Original languageEnglish
Title of host publicationProceedings of the 2013 6th International Congress on Image and Signal Processing, CISP 2013
Pages203-207
Number of pages5
DOIs
StatePublished - 2013
Event2013 6th International Congress on Image and Signal Processing, CISP 2013 - Hangzhou, China
Duration: 16 Dec 201318 Dec 2013

Publication series

NameProceedings of the 2013 6th International Congress on Image and Signal Processing, CISP 2013
Volume1

Conference

Conference2013 6th International Congress on Image and Signal Processing, CISP 2013
Country/TerritoryChina
CityHangzhou
Period16/12/1318/12/13

Keywords

  • DSP
  • Device driver
  • EMIF
  • FPGA
  • Wireless transmission

Fingerprint

Dive into the research topics of 'The interface design and realization of EMIF and FPGA for wireless transmission of image data'. Together they form a unique fingerprint.

Cite this