Skip to main navigation Skip to search Skip to main content

Role of bonding temperature and voltage in silicon-to-glass anodic bonding

  • J. Wei
  • , Z. P. Wang
  • , H. Xie
  • , Ng Fern Lan
  • Agency for Science, Technology and Research, Singapore

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this paper, anodic bonding between 4″ Si wafer and glass wafer (Pyrex 7740) has been successfully achieved at low temperature. Two wafers are stacked together after alignment and are put into the bonding chamber. The effects of bonding temperature and voltage are investigated. The bonding temperature ranges from 200°C to 300 °C and the voltage ranges from 200 V to 1000 V. The bonding interfaces are examined with scanning acoustic microscopy (SAM) and scanning electron microscopy (SEM). The chemical bonds formed in the interface are analysed by Raman spectroscopy. High temperature and voltage cause more Na+ ions neutralized at the negative electrode, which leads to higher charge density inside the glass wafer. The transition period to the equilibrium state becomes shorter too. At a bonding temperature of 200°C, the unbonded area is 1.5%. At a bonding temperature higher than 250°C, the unbonded area is less than 0.5%. The bubble size decreases with increasing the bonding temperature as well. High voltage has similar effects. The bonding strength is higher than 10 MPa in all conditions. When the bonding temperature is higher than 250°C and the voltage is higher than 400 V, the fracture happens inside the glass instead of at the interface. The bonding strength increases with increasing the bonding temperature and voltage. The anodic bonding mechanisms consist of the oxidation of silicon and the hydrogen bonding between hydroxyl groups. Higher temperature can promote such reactions.

Original languageEnglish
Title of host publicationProceedings of 4th Electronics Packaging Technology Conference, EPTC 2002
EditorsMahadevan K. Iyer, Kok Chuan Toh, Charles Lee
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages85-90
Number of pages6
ISBN (Electronic)0780374355, 9780780374355
DOIs
StatePublished - 2002
Externally publishedYes
Event4th Electronics Packaging Technology Conference, EPTC 2002 - Singapore, Singapore
Duration: 10 Dec 200212 Dec 2002

Publication series

NameProceedings of 4th Electronics Packaging Technology Conference, EPTC 2002

Conference

Conference4th Electronics Packaging Technology Conference, EPTC 2002
Country/TerritorySingapore
CitySingapore
Period10/12/0212/12/02

Fingerprint

Dive into the research topics of 'Role of bonding temperature and voltage in silicon-to-glass anodic bonding'. Together they form a unique fingerprint.

Cite this