Skip to main navigation Skip to search Skip to main content

Random capacitance modulation due to charging/discharging in Si nanocrystals embedded in gate dielectric

  • Y. Liu*
  • , T. P. Chen
  • , C. Y. Ng
  • , M. S. Tse
  • , P. Zhao
  • , Y. Q. Fu
  • , S. Zhang
  • , S. Fung
  • *Corresponding author for this work
  • Nanyang Technological University
  • The University of Hong Kong

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, we report a study on time-domain capacitance characterization of metal-oxide-semiconductor (MOS) structures with Si nanocrystals (nc-Si) distributing throughout the gate oxide. A drastic reduction of MOS capacitance can be observed by charge trapping in nc-Si, while release of the charges leads to the recovery of the capacitance. Such capacitance modulation is explained by an equivalent circuit in terms of the change of nc-Si capacitance as a result of charging/discharging. As the capacitance modulation represents a change in the electrical states of MOS structure, it could be used for memory applications.

Original languageEnglish
Pages (from-to)1119-1122
Number of pages4
JournalNanotechnology
Volume16
Issue number8
DOIs
StatePublished - 1 Aug 2005
Externally publishedYes

Fingerprint

Dive into the research topics of 'Random capacitance modulation due to charging/discharging in Si nanocrystals embedded in gate dielectric'. Together they form a unique fingerprint.

Cite this