Skip to main navigation Skip to search Skip to main content

Low-power H.264/AVC baseline decoder for portable applications

  • Ke Xu*
  • , Chiu Sing Choy
  • *Corresponding author for this work
  • Chinese University of Hong Kong

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this paper, we propose a low-power H.264/AVC baseline decoder. A systematic methodology for power reduction at all design levels for video decoding is proposed and applied. Power consumption is optimized at algorithm, architecture, circuit, and physical levels. The VLSI implementation results show that with UMC 180nm technology, the proposed design is able to decode QCIF 30fps at 1.5MHz. It consumes 698W operated under 1.8V power supply. The decoder contains 169k logic gates and 2.5KB on-chip SRAM. The total chip area is 4.4x4.4mm2 in a CQFP 208 package. The low-power and real-time features make our design ideal for portable applications where video quality is often traded off for energy.

Original languageEnglish
Title of host publicationISLPED'07
Subtitle of host publicationProceedings of the 2007 International Symposium on Low Power Electronics and Design
Pages256-261
Number of pages6
DOIs
StatePublished - 2007
Externally publishedYes
EventISLPED'07: 2007 International Symposium on Low Power Electronics and Design - Portland, OR, United States
Duration: 27 Aug 200729 Aug 2007

Publication series

NameProceedings of the International Symposium on Low Power Electronics and Design
ISSN (Print)1533-4678

Conference

ConferenceISLPED'07: 2007 International Symposium on Low Power Electronics and Design
Country/TerritoryUnited States
CityPortland, OR
Period27/08/0729/08/07

Keywords

  • Decoder
  • H.264/AVC
  • Low-power

Fingerprint

Dive into the research topics of 'Low-power H.264/AVC baseline decoder for portable applications'. Together they form a unique fingerprint.

Cite this