Low power design in behavioral level synthesis

In this paper, a Simulated Annealing synthesis scheme in behavior level is proposed to minimize power consumption under the timing and the resource constraints at multiple voltages. The scheme considers both scheduling and partitioning simultaneously to reduce power consumption with considering layout issues. Experimental results with a number of DSP benchmarks show that the scheme can achieve significant power reduction at the expense of running time.