Skip to main navigation Skip to search Skip to main content

Impact of SiC power MOSFET interface trap charges on UIS reliability under single pulse

  • Hangzhou Dianzi University
  • The Yangzhou Marine Electronic Instrument Institute

Research output: Contribution to journalArticlepeer-review

Abstract

In this paper, the unclamped inductive switching experimental results of a 1.2-kV rated N-Channel conventional power metal-oxide-semiconductor field-effect transistors are presented. The experimental results show that the sample devices can avoid a drain leakage current degradation under the bias conditions of Vds = 1520 V and Iav < 20 A. Notably, a severe avalanche failure current degradation is related to interface fixed trap charges. On this basis, the unclamped inductive switching for the 1.2-KV rated MOSFET with different interface fixed trap charges are given. The simulation results show that interface fixed trap charges determine the avalanche drain current degradation degree, and TCAD simulation shows that the interface fixed trap charges make the channel easier to activate. Thus, improving interface fixed trap charges can significantly reduce the degradation of avalanche drain leakage current in devices and enhance their avalanche robustness.

Original languageEnglish
Article number115375
JournalMicroelectronics Reliability
Volume155
DOIs
StatePublished - Apr 2024

Keywords

  • Avalanche failure
  • Interface trap charges
  • Reliability
  • Unclamped inductive switching

Fingerprint

Dive into the research topics of 'Impact of SiC power MOSFET interface trap charges on UIS reliability under single pulse'. Together they form a unique fingerprint.

Cite this