Skip to main navigation Skip to search Skip to main content

Hysteresis suppression in self-assembled single-wall nanotube field effect transistors

  • P. Hu*
  • , C. Zhang
  • , A. Fasoli
  • , V. Scardaci
  • , S. Pisana
  • , T. Hasan
  • , J. Robertson
  • , W. I. Milne
  • , A. C. Ferrari
  • *Corresponding author for this work
  • University of Cambridge

Research output: Contribution to journalArticlepeer-review

Abstract

We present a technique for hysteresis suppression in single-wall nanotube field effect transistors (SWNT-FETs) using chemical functionalization. We selectively modify the electrode surfaces and the device channel area with self-assembled monolayers (SAMs) of octanethiol and aminopropyltriethoxysilane (APTES), respectively. These can efficiently prevent surface adsorption of water molecules. We show that hysteresis is suppressed, with a 15 times decrease in hysteresis gap compared to the conventional SWNT-FETs on bare SiO2/Si.

Original languageEnglish
Pages (from-to)2278-2282
Number of pages5
JournalPhysica E: Low-Dimensional Systems and Nanostructures
Volume40
Issue number7
DOIs
StatePublished - May 2008
Externally publishedYes

Keywords

  • Hysteresis
  • Nanotubes
  • Transistor

Fingerprint

Dive into the research topics of 'Hysteresis suppression in self-assembled single-wall nanotube field effect transistors'. Together they form a unique fingerprint.

Cite this