Skip to main navigation Skip to search Skip to main content

High performance fault-tolerant approach based on simultaneous multithreading

  • Hua Yang*
  • , Gang Cui
  • , Ling Wang
  • , Xiao Zong Yang
  • *Corresponding author for this work
  • School of Computer Science and Technology, Harbin Institute of Technology

Research output: Contribution to journalArticlepeer-review

Abstract

To cope with the ever-increasing susceptibility to transient fault in modern processors, a scheme called Tri-modular Redundantly and Simultaneously Threaded processor with Recovery is proposed, which provides transient fault coverage and reconfiguration from partial permanent fault with high performance. Besides two redundant thread contexts, an arbitrator context is introduced to act as either arbitrator or ordinary thread, which can make better use of hardware resources. Its sphere of replication is reconfigurable and flexible in handling changing demands. The simulation with 11 SPEC2000 benchmarks shows that its performance outperforms SMT-Single by 21.5% on average, while maintaining flexibility and fault-tolerant capability.

Original languageEnglish
Pages (from-to)114-118
Number of pages5
JournalJournal of Harbin Institute of Technology (New Series)
Volume14
Issue number1
StatePublished - Feb 2007
Externally publishedYes

Keywords

  • Fault-tolerant
  • High-performance
  • Reconfigurable
  • Simultaneous multithreading

Fingerprint

Dive into the research topics of 'High performance fault-tolerant approach based on simultaneous multithreading'. Together they form a unique fingerprint.

Cite this