Skip to main navigation Skip to search Skip to main content

FPGA pre-layout plan for reconfigurable on-board information processing system

  • School of Astronautics, Harbin Institute of Technology
  • Harbin Engineering University

Research output: Contribution to journalArticlepeer-review

Abstract

In order to enhance the FPGA utilization ratio and the long-term reliability of reconfigurable satellite information processing system, this paper has proposed a FPGA resource pre-layout plan, which is based on the analysis of FPGA inner architecture and the FPGA resource usage by typical tasks. The proposed plan also analyzed the on-board reliability in theory. The simulation result showed that, the plan might greatly enhance the FPGA resource utilization rate by up to 30%. Further, it also improved the FPGA resource utilization rate round about 50% when FPGA had permanent fault locally.

Original languageEnglish
Pages (from-to)878-882+888
JournalHarbin Gongcheng Daxue Xuebao/Journal of Harbin Engineering University
Volume34
Issue number7
DOIs
StatePublished - Jul 2013

Keywords

  • FPGA
  • Layout
  • Reconfigurable computing
  • Reconfigurable on-board information processing system
  • Reliability

Fingerprint

Dive into the research topics of 'FPGA pre-layout plan for reconfigurable on-board information processing system'. Together they form a unique fingerprint.

Cite this