Skip to main navigation Skip to search Skip to main content

FPGA Implementation of High-Bandwidth Fast Current Control Without Computational Delay

  • School of Electrical Engineering and Automation, Harbin Institute of Technology

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In the field of PMSM control, the current loop bandwidth represents the dynamic performance of the servo system. In this paper, based on the mathematical model, it is proved that the effective way to widen the current loop bandwidth under the condition of constant switching frequency is to reduce the computational delay of the current loop. In this paper, an improved piecewise and instant PWM duty cycle update method based on FPGA is proposed to reduce the complexity of the current loop computation when multi-sampling and multi-update are performed, which can effectively reduce the Computational delay, and the method can also improve the system DC bus voltage utilization. The feasibility of this method has been verified by experiments under different current conditions in permanent magnet synchronous motor.

Original languageEnglish
Title of host publicationProceedings of 2024 IEEE 7th International Electrical and Energy Conference, CIEEC 2024
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages2716-2721
Number of pages6
ISBN (Electronic)9798350359558
DOIs
StatePublished - 2024
Externally publishedYes
Event7th IEEE International Electrical and Energy Conference, CIEEC 2024 - Harbin, China
Duration: 10 May 202412 May 2024

Publication series

NameProceedings of 2024 IEEE 7th International Electrical and Energy Conference, CIEEC 2024

Conference

Conference7th IEEE International Electrical and Energy Conference, CIEEC 2024
Country/TerritoryChina
CityHarbin
Period10/05/2412/05/24

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

  1. SDG 7 - Affordable and Clean Energy
    SDG 7 Affordable and Clean Energy

Keywords

  • Computational Delay
  • DC bus voltage utilization
  • FPGA-based
  • bandwidth improvement

Fingerprint

Dive into the research topics of 'FPGA Implementation of High-Bandwidth Fast Current Control Without Computational Delay'. Together they form a unique fingerprint.

Cite this