TY - GEN
T1 - Effects of mask patterns optimization and silicon surface preparation for anisotropic silicon etching
AU - Tan, B. K.
AU - Huang, M.
AU - Wei, J.
PY - 2005
Y1 - 2005
N2 - Anisotropic wet etching is a commonly used technique to selectively make trenches and holes to form silicon structures required in the fabrication of micro sensors, actuators and many silicon based MEMS devices. The feature size and pattern on the mask and the mask alignment to crystal orientation are important to determine the final etch pattern with crystalline dependent anisotropic etchant like KOH. Depending on the silicon wafer type, taking (100) silicon as an example, etching can only occur along the plane that is generally 54.74° to the wafer's surface. From a film or glass mask, the patterns are first transferred from the mask onto the photoresist spin coated on the SiO 2 surface that is used as an oxide hard mask. With a CVD approach, the desired pattern on the oxide mask are then dry etch away under protection of the photoresist to expose the silicon surface for wet etching. Typically the etch patterns are designed to the full feature size and the shape of the via and trench required. However, with this method, the agitation of gas form during wet etch weakens the edge of the oxide mask causing break off undercut resulting in an enlargement of etch size and poor surface finishing. In this paper the effects of changing the mask feature shape were evaluated. The optimization of mask patterning methodology has successfully improved both hard mask integrity and achieved much better etch uniformity.
AB - Anisotropic wet etching is a commonly used technique to selectively make trenches and holes to form silicon structures required in the fabrication of micro sensors, actuators and many silicon based MEMS devices. The feature size and pattern on the mask and the mask alignment to crystal orientation are important to determine the final etch pattern with crystalline dependent anisotropic etchant like KOH. Depending on the silicon wafer type, taking (100) silicon as an example, etching can only occur along the plane that is generally 54.74° to the wafer's surface. From a film or glass mask, the patterns are first transferred from the mask onto the photoresist spin coated on the SiO 2 surface that is used as an oxide hard mask. With a CVD approach, the desired pattern on the oxide mask are then dry etch away under protection of the photoresist to expose the silicon surface for wet etching. Typically the etch patterns are designed to the full feature size and the shape of the via and trench required. However, with this method, the agitation of gas form during wet etch weakens the edge of the oxide mask causing break off undercut resulting in an enlargement of etch size and poor surface finishing. In this paper the effects of changing the mask feature shape were evaluated. The optimization of mask patterning methodology has successfully improved both hard mask integrity and achieved much better etch uniformity.
UR - https://www.scopus.com/pages/publications/33847289810
M3 - 会议稿件
AN - SCOPUS:33847289810
SN - 0780395786
SN - 9780780395787
T3 - Proceedings of 7th Electronics Packaging Technology Conference, EPTC 2005
SP - 590
EP - 593
BT - Proceedings of 7th Electronics Packaging Technology Conference, EPTC 2005
T2 - 7th Electronics Packaging Technology Conference, EPTC 2005
Y2 - 7 December 2005 through 9 December 2005
ER -