Abstract
Monolithic 3-D integration realizes the vertical interconnection between adjacent layers by using nanoscale monolithic intertier vias (MIVs). However, MIVs are particularly vulnerable to defects due to high integration density and substantial scaling of the interlayer dielectric. We propose a novel test method to detect open, short, and leakage faults in MIVs. Since the MIV defect will change its electrical characteristics, this method can test the MIV by identifying the voltage range divided according to different MIV faults. The effectiveness of fault detection is verified through HSPICE simulations. We also perform Monte Carlo simulations to prove the testability of the proposed method even in the case of process variations. Experimental results show that the proposed method has high detection precision while ensuring low hardware overhead.
| Original language | English |
|---|---|
| Pages (from-to) | 3240-3249 |
| Number of pages | 10 |
| Journal | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
| Volume | 43 |
| Issue number | 10 |
| DOIs | |
| State | Published - 2024 |
| Externally published | Yes |
Keywords
- Fault models
- monolithic 3-D integrated circuits (M3D ICs)
- monolithic intertier vias (MIVs)
- testing
Fingerprint
Dive into the research topics of 'An MIV Test Method Using High-Precision Voltage Dividers'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver