A Simple 36-Pulse Rectifier With Passive Pulse-Tripling Circuit at the DC Side

Jingfang Wang; Anchen Chen; Lei Li; Chen Zhao; Xuliang Yao; Qiming Chen

doi:10.1109/TIE.2022.3150109

A Simple 36-Pulse Rectifier With Passive Pulse-Tripling Circuit at the DC Side

Jingfang Wang^*
, Anchen Chen
, Lei Li
, Chen Zhao
, Xuliang Yao
, Qiming Chen

^*Corresponding author for this work

Harbin Engineering University
CRRC Qingdao Sifang Rolling Stock Research Institute Co., Ltd.
School of Electrical Engineering and Automation, Harbin Institute of Technology

Research output: Contribution to journal › Article › peer-review

22 Scopus citations

Abstract

A series-connected 36-pulse rectifier with passive pulse-tripling circuit (PPTC) on the dc side is proposed in this article. The proposed rectifier consists of a series-connected 12-pulse rectifier and a PPTC. The PPTC includes a passive current forming network, a single-phase auxiliary transformer with dual secondary windings and two auxiliary single-phase rectifiers (ASRs). One ASR in PPTC is connected in series with the load to directly modulate the output current of rectifier bridges. The other ASR in PPTC is connected in parallel with the load to modulate the output current of rectifier bridges according to the relationship between its input voltage and load voltage. Composite modulation of the two ASRs increases the pulse number of the rectifier from 12 pulses to 36 pulses. The resulting rectifier obtains an approximate sinusoidal input current with less than 5% THD. Only a few low-capacity passive components are sufficient given the absence of active components in the proposed scheme. The proposed scheme presents advantages of simple circuit structure, easy implementation, and high reliability. Detailed analysis and experimental results are provided to verify the effectiveness of the proposed scheme.

Original language	English
Pages (from-to)	17-28
Number of pages	12
Journal	IEEE Transactions on Industrial Electronics
Volume	70
Issue number	1
DOIs	https://doi.org/10.1109/TIE.2022.3150109
State	Published - 1 Jan 2023
Externally published	Yes

Keywords

Harmonics reduction
multipulse rectifier
passive circuit
pulse tripling

Access to Document

10.1109/TIE.2022.3150109

Cite this

@article{142af92a4ab146de9d3fb379ff4feac1,

title = "A Simple 36-Pulse Rectifier With Passive Pulse-Tripling Circuit at the DC Side",

abstract = "A series-connected 36-pulse rectifier with passive pulse-tripling circuit (PPTC) on the dc side is proposed in this article. The proposed rectifier consists of a series-connected 12-pulse rectifier and a PPTC. The PPTC includes a passive current forming network, a single-phase auxiliary transformer with dual secondary windings and two auxiliary single-phase rectifiers (ASRs). One ASR in PPTC is connected in series with the load to directly modulate the output current of rectifier bridges. The other ASR in PPTC is connected in parallel with the load to modulate the output current of rectifier bridges according to the relationship between its input voltage and load voltage. Composite modulation of the two ASRs increases the pulse number of the rectifier from 12 pulses to 36 pulses. The resulting rectifier obtains an approximate sinusoidal input current with less than 5\% THD. Only a few low-capacity passive components are sufficient given the absence of active components in the proposed scheme. The proposed scheme presents advantages of simple circuit structure, easy implementation, and high reliability. Detailed analysis and experimental results are provided to verify the effectiveness of the proposed scheme.",

keywords = "Harmonics reduction, multipulse rectifier, passive circuit, pulse tripling",

author = "Jingfang Wang and Anchen Chen and Lei Li and Chen Zhao and Xuliang Yao and Qiming Chen",

note = "Publisher Copyright: {\textcopyright} 1982-2012 IEEE.",

year = "2023",

month = jan,

day = "1",

doi = "10.1109/TIE.2022.3150109",

language = "英语",

volume = "70",

pages = "17--28",

journal = "IEEE Transactions on Industrial Electronics",

issn = "0278-0046",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "1",

}

TY - JOUR

T1 - A Simple 36-Pulse Rectifier With Passive Pulse-Tripling Circuit at the DC Side

AU - Wang, Jingfang

AU - Chen, Anchen

AU - Li, Lei

AU - Zhao, Chen

AU - Yao, Xuliang

AU - Chen, Qiming

PY - 2023/1/1

Y1 - 2023/1/1

N2 - A series-connected 36-pulse rectifier with passive pulse-tripling circuit (PPTC) on the dc side is proposed in this article. The proposed rectifier consists of a series-connected 12-pulse rectifier and a PPTC. The PPTC includes a passive current forming network, a single-phase auxiliary transformer with dual secondary windings and two auxiliary single-phase rectifiers (ASRs). One ASR in PPTC is connected in series with the load to directly modulate the output current of rectifier bridges. The other ASR in PPTC is connected in parallel with the load to modulate the output current of rectifier bridges according to the relationship between its input voltage and load voltage. Composite modulation of the two ASRs increases the pulse number of the rectifier from 12 pulses to 36 pulses. The resulting rectifier obtains an approximate sinusoidal input current with less than 5% THD. Only a few low-capacity passive components are sufficient given the absence of active components in the proposed scheme. The proposed scheme presents advantages of simple circuit structure, easy implementation, and high reliability. Detailed analysis and experimental results are provided to verify the effectiveness of the proposed scheme.

AB - A series-connected 36-pulse rectifier with passive pulse-tripling circuit (PPTC) on the dc side is proposed in this article. The proposed rectifier consists of a series-connected 12-pulse rectifier and a PPTC. The PPTC includes a passive current forming network, a single-phase auxiliary transformer with dual secondary windings and two auxiliary single-phase rectifiers (ASRs). One ASR in PPTC is connected in series with the load to directly modulate the output current of rectifier bridges. The other ASR in PPTC is connected in parallel with the load to modulate the output current of rectifier bridges according to the relationship between its input voltage and load voltage. Composite modulation of the two ASRs increases the pulse number of the rectifier from 12 pulses to 36 pulses. The resulting rectifier obtains an approximate sinusoidal input current with less than 5% THD. Only a few low-capacity passive components are sufficient given the absence of active components in the proposed scheme. The proposed scheme presents advantages of simple circuit structure, easy implementation, and high reliability. Detailed analysis and experimental results are provided to verify the effectiveness of the proposed scheme.

KW - Harmonics reduction

KW - multipulse rectifier

KW - passive circuit

KW - pulse tripling

UR - https://www.scopus.com/pages/publications/85124828983

U2 - 10.1109/TIE.2022.3150109

DO - 10.1109/TIE.2022.3150109

M3 - 文章

AN - SCOPUS:85124828983

SN - 0278-0046

VL - 70

SP - 17

EP - 28

JO - IEEE Transactions on Industrial Electronics

JF - IEEE Transactions on Industrial Electronics

IS - 1

ER -

A Simple 36-Pulse Rectifier With Passive Pulse-Tripling Circuit at the DC Side

Abstract

Keywords

Access to Document

Other files and links

Fingerprint

Cite this